List of Messages |
CAUSE: You attempted to create a symbol/include/instantiation/component file for the specified module in a Verilog Design File (.vhd). However, the module was declared with a list of ports that includes one or more port expressions that are not simple identifiers. The Quartus Prime software cannot generate symbol/AHDL/VHDL/Verilog ports for more complicated port expressions.
ACTION: Use only simple identifiers as port expressions if you wish to generate a symbol/include/instantiation/component file for this module.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.