List of Messages |
CAUSE: In an expression at the specified location in a Verilog Design File(.v), you used the specified operator, which is legal only inside a procedural statement such as an always construct or function. However, you used the operator in a continuous assignment, variable declaration assignment, or other illegal context.
ACTION: Remove the operator from the expression, or enclose the expression in a procedural statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.