List of Messages |
CAUSE: In an expression at the specified location in a SystemVerilog Design File (.sv), you incorrectly used an assignment pattern feature. The string argument provides more details.
ACTION: Fix the problem identified by the message text.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.