List of Messages |
CAUSE: At the specified location in a Verilog Design File (.v) or VHDL Design File (.vhd), you used an SOPC Builder Annotation incorrectly. It may contain a format error, or it may be in an illegal context.
ACTION: Correct the problem indicated by the text in the error message.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.