List of Messages |
CAUSE: Quartus Prime Integrated Synthesis generated the specified error for a Verilog Design File (.v) or VHDL Design File (.vhd).
ACTION: Edit the file to correct the error. A future version of the Quartus Prime software will provide more detailed information about this error.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.