List of Messages |
CAUSE: In a Type Declaration or Variable Declaration at the specified location in a VHDL Design File (.vhd), you specified a range for a type or variable. However, the bounds of the range do not have the same type. The range bounds must have the same type.
ACTION: Change the range bounds types so they are the same.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.