List of Messages |
signal clk : std_logic := '1'; -- Assume clk has no value assignment. process begin wait until clk = '1'; q <= d; end process;
ACTION: Specify a Condition Clause that does not evaluate to a constant TRUE or FALSE.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.