List of Messages |
CAUSE: In a Wait Statement at the specified location in a VHDL Design File (.vhd), you did not use a condition clause with the UNTIL keyword.
ACTION: Change the Wait Statement so it contains a condition clause with the UNTIL keyword.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.