List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used an attribute for multiple bits. However, this attribute is not synthesizable for multiple bits.
ACTION: Make sure you use the attribute for single bits only.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.