List of Messages |
CAUSE: In a Verilog Design File (.v) or VHDL Design File (.vhd), you used a message directive before a VHDL design unit other than an entity or architecture. You can only specify message directives before entities and architectures.
ACTION: Remove the illegal message directive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.