List of Messages |
CAUSE: In a Subprogram Body at the specified location in a VHDL Design File (.vhd), you used a Signal Declaration. However, you cannot use a Signal Declaration in a Subprogram Body.
ACTION: Remove the Signal Declaration from the Subprogram Body, or place the Signal Declaration outside the Subprogram Body.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.