List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you assigned an interface object of mode OUT to an object. However, Quartus Prime Integrated Synthesis cannot read the value of an interface object of mode OUT that you assign to an object.
ACTION: Change the mode of the interface object to IN, INOUT, BUFFER, or LINKAGE. Make sure that all other requirements for reading a value of an interface object of mode IN, INOUT, BUFFER, or LINKAGE are met.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.