List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used the specified name. However, the name must represent a signal.
ACTION: Make sure the name represents a signal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.