List of Messages |
CAUSE: In a Process Statement at the specified location in a VHDL Design File (.vhd), you did not use either a sensitivity list or a Wait Statement. However, the Process Statement must contain a sensitivity list or a Wait Statement.
ACTION: Add either a sensitivity list or a Wait Statement to the Process Statement.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.