List of Messages |
CAUSE: In a Variable Assignment Statement at the specified location in a VHDL Design File (.vhd), you used the specified target object, which is not a variable or an aggregate. However, the target object of a Variable Assignment Statement must be either a variable or an aggregate.
ACTION: Change the target object into a variable or an aggregate, or change the Variable Assignment Statement into an appropriate construct (for example, if the target object is a signal, change the Variable Assignment Statement into a Signal Assignment Statement).
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.