List of Messages |
CAUSE: In a Case Statement at the specified location in a VHDL Design File (.vhd), you specified choices for a Case Statement expression. However, the choices do not cover all possible values of the expression. The choices must cover all possible expression values.
ACTION: Add choices for all possible values of the expression, or add an OTHERS choice, which covers all possible values that are not included in the other Case Statement choices.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.