List of Messages |
CAUSE: In a Generate Statement at the specified location in a VHDL Design File (.vhd), you used a condition that is not constant. However, the condition must be constant.
ACTION: Change the condition so it is constant.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.