List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you associated the specified actual port with the specified formal port. However, you cannot associate an actual port of the specified mode with a formal port of the specified mode. For example, you cannot associate an actual port of mode OUT with a formal port of mode IN.
ACTION: Make sure the modes of the actual port and the formal port are compatible.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.