List of Messages |
CAUSE: In a VHDL Design File (.vhd) at the specified location, you used an Exit Statement outside a Loop Statement. You can use an Exit Statement only inside of a Loop Statement.
ACTION: Make sure the design uses Exit Statements only within Loop Statements.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.