List of Messages |
CAUSE: In a Loop Statement at the specified location in a VHDL Design File (.vhd), you specified a loop that does not terminate. Quartus Prime Integrated Synthesis does not support infinite loops for synthesis. This message may occur due to an error in the Loop Statement's WHILE iteration scheme, FOR iteration scheme, or Exit Statement; or because you did not increment the variable for the loop.
ACTION: Make sure that the Loop Statement specifies a loop that terminates.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.