List of Messages |
CAUSE: In a type conversion at the specified location in a VHDL design file (.vhd), you attempted to convert from the specified formal type to the specified actual type. However, you cannot convert between the formal and actual types because the types are not closely related.
ACTION: Implement an explicit function to convert the types, or modify one or both types to make them closely related.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.