List of Messages |
CAUSE: You did not specify an entity aspect for the binding indication at the specified location in a VHDL Design File (.vhd); however, the binding indication is part of a configuration specification and contains port or generic bindings. The VHDL language requires an entity aspect if you specify any generic or port bindings in a configuration specification. That is, you must use an entity aspect to indicate the specific entity or configuration to which the target component(s) are bound.
ACTION: Add an entity aspect to the binding indication.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.