List of Messages |
CAUSE: At the specified location in a VHDL Design File (.vhd), you used the specified predefined attribute in a context that expects a range, and so on, in the index constraint of an array subtype declaration. However, the predefined attribute is not an attribute that denotes a range. For example, T'LENGTH denotes the length of an array subtype, but it does not denote a range.
ACTION: Replace the predefined attribute with a predefined attribute that returns a range, or replace the predefined attribute with an explicit range.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.