List of Messages |
CAUSE: In a VHDL design file (.vhd) at the specified location, you used a selected name that does not match a single declaration. Consequently, the Integrated Synthesis cannot determine the declaration of the name.
ACTION: Modify the selected name to refer to a unique object.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.