List of Messages |
CAUSE: In an expression at the specified location in a Verilog Design File (.v), you used a sized number (a literal). However, you specified a size that is zero, for example 0'b101. Verilog HDL does not allow you to specify zero as the size of a literal.
ACTION: Specify a non-zero size.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.