List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a real number. Although real numbers are supported in Verilog HDL, the Quartus Prime software does not support synthesis of real numbers.
ACTION: Edit the design to use integers instead of real numbers.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.