List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you instantiated a tran, rtran, or tranif bidirectional pass gate primitive. However, Quartus Prime Integrated Synthesis cannot synthesize bidirectional pass gate primitives.
ACTION: Edit the design to remove all bidirectional pass gate primitives. If you want, you can replace the bidirectional pass gate primitives with behavioral models of the basic gates in the design, or you can rewrite the design in a behavioral style.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.