List of Messages |
CAUSE: A Function Declaration in a Verilog Design File (.v) contains a recursive Function Call at the specified location. However, Quartus Prime Integrated Synthesis does not support recursive Function Calls in Function Declarations.
ACTION: Rewrite the Function Declaration to remove the recursive Function Call.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.