List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you referenced the specified port name for the top-level module, but the specified port name is not found in the list of ports in the top-level module's Module Declaration.
ACTION: Edit the design to make sure the port name appears in the list of ports in top-level module's Module Declaration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.