List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you referred to an object with the specified name. However, Quartus Integrated Synthesis was unable to match the name to an object whose declaration is visible in the current scope.
ACTION: Check the name for possible misspellings. Otherwise, declare the object.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.