List of Messages |
CAUSE: In a user-defined primitive (UDP) declaration at the specified location in a Verilog Design File (.v), you defined the behavior of a sequential UDP with a state table. However, the specified entry does not include a field for the current state. Verilog HDL requires that you include a field for the current state when describing a sequential UDP.
inputs : present state : next state ;
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.