List of Messages |
CAUSE: In a Module Instantiation at the specified location in a Verilog Design File (.v), you specified parameter values for a module instance. However, the number of parameter values exceeds the number of formal parameters declared by the module.
ACTION: Specify fewer parameter values for the module instance, or declare more formal parameters for the module.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.