List of Messages |
CAUSE: In a statement at the specified location in a Verilog Design File (.v), you attempted to enable a task with the specified name. However, the name refers to an object that is not a task or, in SystemVerilog, a void function.
ACTION: Modify the task enable statement to refer to a task or void function. If you are attempting to call a function with a non-void return type, the function call must be in an expression.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.