List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a Task Enable Statement, but the Task Enable Statement does not pass the correct number of arguments for the task. The number of arguments passed must match the number of arguments in the Task Definition exactly.
ACTION: Edit the design to make sure the argument list in the Task Enable Statement matches the argument list in the Task Definition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.