List of Messages |
CAUSE: In a user-defined primitive (UDP) declaration at the specified location in Verilog Design File (.v), you entered an incorrect output field length in a UDP table. A UDP table can have only a single 1-bit output signal.
ACTION: Correct the table output so it has only a single 1-bit output signal.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.