List of Messages |
CAUSE: In a user-defined primitive (UDP) Declaration at the specified location in Verilog Design File (.v), you entered an incorrect number of inputs for the specified UDP table entry. The number of inputs in the UDP table entry must match the number of input ports in the primitive.
ACTION: Edit either the UDP table entry or the UDP input port list so that the number of input fields in the UDP table matches the number of input ports in the primitive.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.