List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, a syntax error occurred near the specified text. For example, this error may occur if required punctuation, such as a semicolon or parenthesis, is missing before the specified text.
ACTION: Check for and fix any syntax errors that appear immediately before or at the specified keyword. The error message will report possible expected syntactical elements.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.