List of Messages |
CAUSE: In a primitive instantiation at the specified location in a Verilog Design File (.v), you attempted to override parameter values by name. However, primitives do not declare named parameters.
ACTION: Remove the named parameter overrides from the primitive instantiation.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.