List of Messages |
CAUSE: In an expression at the specified location in a Verilog Design File (.v), you indexed the specified array. However, you did not provide enough indices to fully index the array. Verilog HDL does not allow references to all or part of an array.
ACTION: Provide as many indices as there are dimensions in the array, or change the Verilog Input Version to SystemVerilog-2005, which relaxes this restriction.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.