List of Messages |
module veri_test(in, out); input [3:0] in; output [1:0] out; assign out = in[0:1]; endmodule
assign out = in[1:0];
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.