List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used the specified name to refer to another block or task, but the name is not defined as a block or task.
ACTION: Declare the task or block with a Task Declaration or Specify Block Declaration, or make sure the design uses the correct name when referring to a task or block.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.