List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you have used a part-select of a vector with a negative size. However, the part-select must select at least zero or more bits.
ACTION: Make sure all part-selects in the design select a partial array of zero or more bits of their vector.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.