List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a Gate Instantiation for a predefined logic gate; however, the logic gate is not using the expected number of input and output ports. The gate requires the specified number of connections to function correctly in the design.
ACTION: Check the port syntax in the Gate Instantiation and adjust the connection list accordingly.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.