List of Messages |
CAUSE: In a Gate Instantiation at the specified location in a Verilog Design File (.v), you instantiated a built-in logic gate; however, the gate is missing required ports. Basic logic gates require at least one input and one output connection to function correctly in the circuit.
ACTION: Add the missing input or output ports to the gate.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.