List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used an If Statement that is not ended correctly. For instance, you may have forgotten the end that should appear at the end of the If Statement.
ACTION: Make sure the If Statement is syntactically correct.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.