List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you assigned values directly to the entire specified array or to a part of the specified array. However, Verilog requires that assignments be made to individual elements only.
module mem_fixed(a, x); input [1:0] a; output x; reg mem1bit[1:0]; always begin mem1bit[1] = a[1]; mem1bit[0] = a[0]; end endmodule
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.