List of Messages |
CAUSE: In a user-defined primitive (UDP) declaration at the specified location in a Verilog Design File (.v), you declared an inout port. However, a UDP can only declare output and input ports.
ACTION: Declare the port as an input or output, or remove the port from the UDP declaration.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.