List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a text macro name with a different number of arguments than the arguments that appear in the Text Macro Definition.
ACTION: Edit the design to make sure the number of arguments in the call to the text macro match the number of arguments in the Text Macro Definition.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.