List of Messages |
CAUSE: In a Verilog Design File (.v), you redeclared the specified port. However, you already declared both the port and its type, either in a single Port Declaration or in separate Port and Net or Variable Declarations. Once you have declared a type for the port, you cannot redeclare it.
ACTION: Remove the illegal redeclaration for the specified port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.