List of Messages |
CAUSE: In a Verilog Design File (.v) at the specified location, you used a bit-wise operation in a real number expression; however, real number expressions do not support bit-wise operations.
ACTION: Edit the design to use an integer or reg variable type if you require bit-wise operations.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.